


1 BUILD
Shark Bay :
LGA1150 : Haswell
Chipset : Lynx Point H81
LAN : Gb LAN RTL8151GD

Chipset : Lynx Point H81

LAN : Gb LAN RTL8151GD

PAGE	TITLE	Quantity
31	TPM4TCM	
32	USB+RJ45	
33	REAR USB30_1	
34	REAR USB20_2	
35	LAN RTL8151G	
36	AUDIO CODEC ALC3220	
37	AUDIO CODEC JACKS	
38	DSW	
39	SIO SCH55553	
40	FAN CIRCUITS/HOLE	
41	KB/MS/Serial Port	
42	PCIEX1_CONN	
43	MINI PCIE SLOT	
44	EMC	
45	FWR/FNT PNL	
46	DUAL POWER	
47	DC to DC 5V/3D3V(RT8243B)	
48	Run power/USB power	
49	DDR POWER	
50	SYSTEM POWER	
51	CPU VRD 12-5 1	
52	CPU VRD 12-5 2	



VRM 12.5
(3 Phase 95W)

PCIE_X16 Gen2

Display Port v1.2

INTEL
Haswell
SOCKET H3 uLGA LGA1150
(65W)
0.9144mmX0.9144mm

Channel A
1600MHz/1333MHz
DDR3 DIMM
Unbuffered 8GB

Channel B
1600MHz/1333MHz
DDR3 DIMM
Unbuffered 8GB

14.318MHz;
33MHz;
24MHz; or 40MHz;
100 MHz;
120 MHz;
133 MHz;
PCH
CLOCK
Buffer
25M

8 PIN PWR CONN FOR
SINGLE POWER RAIL PSU
CPU-4PIN CONN

D-SUB PORT

USB3.0x2 REAR

USB2.0x2 FRONT HEADER

USB2.0x2 REAR (+RJ45)

USB2.0x2 REAR

REAR IN /
MIC -IN

REAR
Line - Out

FRONT
HP - OUT

FRONT
MIC -IN

Internal
SPEAKER

USB 3.0 *2
5.0Gb/s

USB 2.0 *8
480Mb/s

SPI Flash ROM
8MB
Quad reader SPI BUS

GP IO
SMBus 2.0

SATA0-HDD
(Blue color)
SATA3.0 BUS

SATA1-ODD
(White color)
SATA2.0 BUS

HDA CODEC
ALC3220
High Definition Audio

TPM 1.2
ST33ZP24AR

SIO SCH5553

KB/MS/COM

INTEL PCH
Lynx Point
H81
FCBGA 708PIN
23 mm x 22 mm

PCIE Port3
PCIe Gen2 Interface 5.0Gbps
PCIE X1


PCIE Port4
PCIe Gen1 Interface 2.5Gbps
Intel LAN
RTL8151GD
RJ45
25M

133MHz;
100MHz;
96MHz;
14.318MHz;
32.768KHz;
32.7K

LPC BUS
FAN CNTL/TACH
CPU 1X5 FAN
SYS 1X5 FAN


<Variant Name>		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
wistron			
File Block Diagram			
Size	Document Number	Rev	
C	ROSA TIGRIS SFF	1	

CPU 2X2 POWER CONN





3 Phase Design

ATX 2X4 POWER CONN




RESET / Power Good MAP






BTM: Buffer Through Mode
Need CK505 to provide 4 clock to PCH
FCIM: Full Clock Intergration Mode
Remove CK505


Note: Red Color is Gen2 spec.
Note: R0 is 0 ohm optional resister
Note: Rs is serie resister
Note: Green Color is direct-parallel option





-Variant Name-		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
			
File			
Clock Diagram			
Size	Document Number ROSA TIGRIS SFF	Rev 1	
Date:	Thursday, April 03, 2014	Sheet	5 of 52





TBD
















5		4		3		2		1	












Signal	Usage	When Sampled	Comment
SPK	No Reset	Rising edge of $\overline{\text{DURCK}}$	The signal has a weak internal pull-ups. Note: the internal pull-down is disabled after RSTPST deasserts. If the signal is sampled high, this indicates that the system is stopped to the "No Reset" mode (FCH will disable the TCO Time system reboot feature). The status of this strap is readable using the <code>NO_RESET0</code> (Chipset Config Registers: ICRA+Offset 3410H bit 5).
GP0DL2 / GUPDLK	PLL On-Off Voltage Feedback Enable	Rising edge of $\overline{\text{RSMRST}}$	This has a weak internal pull-up. NOTE: the internal output is disabled after $\overline{\text{EGS0RST}}$



[illegible]



SATA

21 SATAHDR_RX_DP0
21 SATAHDR_RX_DN0
21 SATAHDR_TX_DP0
21 SATAHDR_TX_DN0

21 SATAHDR_RX_DPS
21 SATAHDR_RX_DNS
21 SATAHDR_TX_DNS
21 SATAHDR_TX_DPS



-Variant Name-

wlstron

Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsinchu, Taipei

Title

SATA Port

Size

B


Document Number
ROSA TKRIS SFF

Rev

1

Date: Thursday, April 03, 2014



Sheet 26 of 52




Display Port

- 11 DDPB_S_TX_DP_0
- 11 DDPB_S_TX_DP_1
- 11 DDPB_S_TX_DP_2
- 11 DDPB_S_TX_DP_3
- 21 DDPB_CTRL_CLK
- 21 DDPB_CTRL_DATA
- 21 DDPB_AUX_DP
- 21 DDPB_AUX_DP
- 21 DDPB_AUX_DP



Place all CAP near DP Connector



Jack H Zhang change
2012/11/28



DP connector Impedance 85 ohm



Variant Name:



wistron		Wistron Incorporated 21F, 88, Heintai Wu Rd Hsinchu, Taipei	
Rev	C	Document Number	WIS-1000-001
Rev	C	Doc. Number	WIS-1000-001


Jack Delete NDMI
20121225

FRONT_USB_PORT

Jack H Zhang delete
2013/1/11

Jack H Zhang delete
2013/1/11





```

22 USB_PCH_DP2
22 USB_PCH_DN2
22 USB_PCH_DN3
22 USB_PCH_DP3
22 USB_OC_23*

```

```

35 LAN_MDIO2_DP
35 LAN_MDIO2_DN
35 LAN_MDIO1_DP
35 LAN_MDIO1_DN
35 LAN_MDIO0_DP
35 LAN_MDIO0_DN
35 LAN_MDIO3_DP
35 LAN_MDIO3_DN
35 SPEED_100_N
35 SPEED_1000_N
35 LINK_ACTIVITY_N

```


[illegible]


Pin connection diagram for the AZC099 04S-1-GP module. The module is connected to a USB cable (USB 8) and a USB connector (USB 9). The USB connector is labeled USB 8C01U16V2KX-30P.

Diagram illustrating the LAN connector wiring and component identification:

- Component: X2095-048-10 (Ethernet Controller)
- Pin Labels: I/O1, I/O4, GND, VDD, I/O2, I/O3, I/O5, I/O6
- Connector Labels: V_3P3_LAN, SPEED_1000, SPEED_100
- Wiring: The diagram shows the internal wiring of the LAN connector, including the swap of U16 net pins.
- Additional Labels: swap U16 net 2013/01/03, Jack H Zhang change U16 near LAN connector 2012/11/27

Jack change on 2012/11/28






LAW_M02_DN 2
LAW_M02_DP 3

L1A1_M02_DN_C 1
L1A1_M02_DP_C 4


MC01101200RFBP-G-U
(95 P0038.04L)



LAW_M01_DN 2
LAW_M01_DP 3

L1A1_M01_DN_C 1
L1A1_M01_DP_C 4


MC01101200RFBP-G-U
(95 P0038.04L)



LAW_M03_DN 2
LAW_M03_DP 3

L1A1_M03_DN_C 1
L1A1_M03_DP_C 4

MC01101200RFBP-G-U
(95 P0038.04L)



LAW_M04_DN 2
LAW_M04_DP 3

L1A1_M04_DN_C 1
L1A1_M04_DP_C 4

MC01101200RFBP-G-U
(95 P0038.04L)



	Giga	100	10
Link	Orange	Green	X
Act	Blink	Blink	Blink

		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title USB+RJ45			
Size C	Document Number ROSA TIGRIS SFF	Rev 1	
Notes:		1	

Rear USB3.0


22 USB3_RX0_DN
22 USB3_RX0_DP
22 USB3_TX0_C_DN
22 USB3_TX0_C_DP
22 USB3_RX1_DN
22 USB3_RX1_DP
22 USB3_TX1_C_DN
22 USB3_TX1_C_DP
22 USB_PCH_DN0
22 USB_PCH_DP0
22 USB_PCH_DN1
22 USB_PCH_DP1
22 USB_OC_01

REAR USB3.0




Jack H Zhang change CONN
2012/11/29

REAR USB3.0 CONN




Jack H Zhang change
2012/11/29

EMI



ESD Diodes





-Valiant Name-		Wistron Incorporated 21F, 88, Heintai Wu Rd Hsinchu, Taipei	
File		REAR USB30_1	
Rev	Document Number	Rev	
1.0	1000000000	1	
Date		2012/11/29	

Rear USB2.0


- 22 USB_PCH_DP8
- 22 USB_PCH_DN8
- 22 USB_PCH_DP9
- 22 USB_PCH_DN9
- 22 USB_OC_B9

REAR USB2_0




Jack H Zhang change
2012/11/27

EMI




ESD Diodes



~Variant Name~

wistron		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Heichih, Taipei	
Title REAR USB20_1			
Size B	Document Number ROSA TK3RIS SFF		Rev 1
Date: Thursday, April 03, 2014		Sheet 34 of 52	



```


20 CK_GLAN_DP >>>
20 CK_GLAN_DN >>>


22 HSI_DP4 <<<
22 HSI_DN4 <<<
22 HSO_C_DN4 <<<
22 HSO_C_DP4 <<<






19 LANCLK_REQ_N <<
39,42 PLTRST_LAN_N >>>
19,26,42,43 WAKE_N <<<


```













PCIEX1 CONN



Wireless Card(Present support EP/SP)

- USB2.0
- PCIEX1
- OTHERS




Jack Delete one 0 Ohm resistor
2013/01/14

~Variant Name~

wlstron







Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsinchu, Taipei

Title		TBD
Size	Document Number	Rev
B	ROSA TKRHS SFF	1
Date:	Thursday, April 03, 2014	Sheet 43 of 52




<Variant Name>

wistron		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title EMC			
Size A	Document Number ROSA TIGRIS SFF		Rev 1
Date:	Thursday, April 03, 2014	Sheet	44 of 52


[illegible]

S0	White
S3	Amber
S4	LED off
No Post	Amber
Failure to Post	Amber (blinking)




ORANGE/YELLOW (SUS_LED)		
	LED_YELLOW	LED_GREEN
ORANGE (SUS_LED)	L	H
WHITE (PWR_LED)	H	L



V_3P3_PCIVAX DUAL





V_3P3_EPW



V_3P3_LAN








SharkBay VR12.5 POWER CKT - 3 PHASE

Jack change X01
2013/3/13



<Variant Name>



Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei


Title	CPU_VRD 12-5_1
-------	----------------

Size	Document Number
C	ROSA TIGRIS SFF
Date:	Thursday, April 03, 2014

84.04927.A37 NTMFS4927
Vgs @ 4.5V,
Id = 13.7A,
Rds(on) = 9.2~13mohm,


84.04925.031 NTMFS4925
Vgs @ 4.5V,
Id = 15.9A,
Rds(on) = 6.4~10mohm,

VIN RIPPLE CURRENT Imax=14.8A




84.04927.A37 NTMFS4927
Vgs @ 4.5V,
Id = 13.7A,
Rds(on) = 9.2~13mohm,

84.04925.031 NTMFS4925
Vgs @ 4.5V,
Id = 15.9A,
Rds(on) = 6.4~10mohm,



84.04927.A37 NTMFS4927
Vgs @ 4.5V,
Id = 13.7A,
Rds(on) = 9.2~13mohm,

84.04925.031 NTMFS4925
Vgs @ 4.5V,
Id = 15.9A,
Rds(on) = 6.4~10mohm,



~Variant Name:

wistron		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsinchiu, Taipei	
Title CPU_VRD 12-5_2			
Size Custom	Document Number ROSA TIGRIS SFF		Rev 1
Date Thursday, April 03, 2014		Sheet 52 of 52	